

3.3V ARINC 717 / ARINC 429 Transceiver

#### September 2015

#### GENERAL DESCRIPTION

The HI-3718 is a low-power CMOS transceiver designed to meet the requirements of the ARINC 717 and ARINC 429 specifications. The device acts as an interface between ARINC 717 or ARINC 429 digital protocols and the Harvard Bi-Phase (HBP) and/or Bi-Polar Return-to-Zero (BPRZ) encoded physical layers.

The part includes a Harvard Bi-Phase (HBP) or Bi-Polar Return-to-Zero (BPRZ) line receiver which produces correct HBP or BPRZ digital signals for input to a decoder. The device also has HBP and BPRZ line drivers capable of accepting HBP and BPRZ encoded digital signals.

The device operates from a single +3.3V supply using only four external capacitors, making it the ideal interface device between an FPGA and ARINC 717 physical layer.

The HI-3718 is available in very small 32-pin 7mm x 7mm chip-scale (QFN) and 32-pin Quad Flat Pack (PQFP) plastic packages.


#### **FEATURES**

- Compliant with ARINC 717-15 (June 6, 2011) and ARINC 573 standards
- BPRZ line driver and line receiver are ARINC 429 compliant
- Operates from a single +3.3V supply with onchip DC/DC converter
- Independent Harvard Bi-Phase and Bipolar Return-to-Zero line drivers with digital slew rate control: set rise/fall times to 1.5μs, 3.75 μs, 7.5μs or 10μs
- Line drivers have independent tri-state control
- HBP and BPRZ line receivers have common inputs
- DC/DC converter may be disabled if external V+ and V- supplies are desired.
- "-40" inputs allow for DO-160G level 3 lightning protection using only two external resistors.
- · Industrial and Extended temperature ranges


#### **APPLICATIONS**

- · ARINC 717 physical layer interface
- Digital Flight Data Acquisition Units (DFDAU)
- Digital Flight Data Recorders (DFDR)
- Quick Access Recorders (cassette type)
- Expandable Flight Data Acquisition and Recording Systems

## **PIN CONFIGURATIONS (TOP VIEW)**



32 - Pin Plastic Quad Flat Pack 7mm x 7mm body



32 - Pin Plastic QFN (7mm x 7mm)

## **BLOCK DIAGRAM**




Figure 1. HI-3718 Block Diagram

## **PIN DESCRIPTIONS**

Table 1. Pin Descriptions

Pin Name	Function	Description	Internal Pull-Up / Pull-Down
NOCONV	INPUT	Disables on-chip DC-DC voltage converter	50 kΩ Pull-Down
RINB-40	INPUT	Alternate receiver negative input. Requires external 40 kΩ resistor	
RINB	INPUT	Receiver negative input. Direct connection to ARINC 717 bus (Bi-Polar Return-to-Zero or Harvard Bi-Phase)	
RINA	INPUT	Receiver positive input. Direct connection to ARINC 717 bus (Bi-Polar Return-to-Zero or Harvard Bi-Phase)	
RINA-40	INPUT	Alternate receiver positive input. Requires external 40 kΩ resistor	
HBP1OUT	OUTPUT	Harvard Bi-Phase (HBP) line receiver high output	
HBP0OUT	OUTPUT	Harvard Bi-Phase (HBP) line receiver low output	
BPRZ1OUT	OUTPUT	Bi-Polar Return-to-Zero (BPRZ) line receiver high output	
BPRZ0OUT	OUTPUT	Bi-Polar Return-to-Zero (BPRZ) line receiver low output	
HBPZ	INPUT	Setting this pin to a '1' tri-states the HBP line driver.	50 kΩ Pull-Up
SLEW1	INPUT	Slew rate control pin. Used with SLEW0 to set one of three programmable slew rates, 1.5 µs, 3.75 µs, 7.5 µs or 10 µs	
GND	POWER	Chip 0V Supply (All GND pins on package must be connected)	
SLEW0	INPUT	Slew rate control pin. Used with SLEW1 to set one of three programmable slew rates, 1.5 µs, 3.75 µs, 7.5 µs or 10 µs	
HPB1IN	INPUT	Encoded HBP line driver input (High or Low)	
BP1IN	INPUT	Encoded BPRZ line driver high input	50 kΩ Pull-Up
BP0IN	INPUT	Encoded BPRZ line driver low input	50 kΩ Pull-Up
OUTBB	OUTPUT	Alternate BPRZ line driver low output. Requires external 32.5 $\Omega$ resistor	
тхоитвв	OUTPUT	BPRZ line driver low output. Direct connect to ARINC 717 bus	
TXOUTBA	OUTPUT	BPRZ line driver high output. Direct connect to ARINC 717 bus	
OUTBA	OUTPUT	Alternate BPRZ line driver high output. Requires external 32.5 $\Omega$ resistor	

Pin Name	Function	Description	Internal Pull-Up / Pull-Down
ОИТНВ	OUTPUT	Alternate HBP line driver low output. Requires external $32.5\Omega$ resistor	
TXOUTHB	OUTPUT	HBP line driver low output. Direct connect to ARINC 717 bus	
TXOUTHA	OUTPUT	HBP line driver high output. Direct connect to ARINC 717 bus	
OUTHA	OUTPUT	Alternate HBP line driver high output. Requires external $32.5\Omega$ resistor	
V-	CONVERTER	DC/DC converter negative voltage	
C2-	CONVERTER	DC/DC converter flyback capacitor for V-	
C2+	CONVERTER	DC/DC converter flyback capacitor for V-	
GND	CONVERTER	DC/DC converter 0V Supply (All GND pins on package must be connected)	
V+	CONVERTER	DC/DC converter positive voltage	
C1+	CONVERTER	DC/DC converter flyback capacitor for V+	
C1-	CONVERTER	DC/DC converter flyback capacitor for V+	
V <sub>DD</sub>	POWER	Chip +3.3V Supply. Decoupled with 0.1μF, and 10μF (10VDC).	

#### **FUNCTIONAL DESCRIPTION**

#### Overview

ARINC 717 is a continuous transmission of 12-bit words in 4 second frames divided into four 1 second subframes. The data rate determines the number of words per subframe. ARINC 717 requires a basic data rate of 64 words per second (wps) with support for 128, 256, 512 and 1024 wps. Many ARINC 717 controllers, including Holt's HI-3717, offer an expanded range of 32 to 8192 wps for testing purposes and future expansion. The first 12-bit word of each subframe is reserved for a unique sync mark, an octal Barker Code which delineates the boundaries of the data frames.

ARINC 717 uses two encoding methods, Harvard Bi-Phase (HBP) and Bi-polar Return-to-Zero (BPRZ), which is similar to ARINC 429. The HI-3718 transceiver allows direct connection to any ARINC 717 compliant bus, allowing reception and transmission of either type of data. Furthermore, the BPRZ channel may be used as an ARINC 429 transceiver.

#### **ARINC 717 Line Receivers**

The input data stream for ARINC 717 can be one of two formats. The main ARINC 717 bus to a Digital Flight Data Recorder (DFDR) uses Harvard Bi-phase (HBP) encoding and the auxiliary output bus to an Aircraft Integrated Data System (AIDS) uses Bi-Polar Return to Zero (BPRZ) encoding, as shown in Figure 2.

The HI-3718 line receivers are capable of connection to either HBP **or** BPRZ encoded busses via the RINA/B or RINA/B-40 pins. The BPRZ line receiver will also work with a standard ARINC 429 bus. The Line A and Line B digitally encoded signals (HBP and BPRZ) will appear on the HBP[1:0]OUT and BPRZ[1:0]OUT pins respectively.

Note: If RINA/B or RINA/B-40 are connected to a HBP bus, the BPRZ[1:0]OUT pins may be left floating. Similarly, if RINA/B or RINA/B-40 are connected to a BPRZ bus, the HPB[1:0]OUT pins may be left floating.

The ARINC 717 specification requires the following detection levels for the HBP inputs:

State	Differential Voltage				
HI	+2 Volts to +8 Volts				
LO	-2 Volts to -8 Volts				

The BPRZ input detection levels are the same as standard ARINC 429 levels:

State	Differential Voltage
HI	+6.5 Volts to +13 Volts
NULL	+2.5 Volts to -2.5 Volts
LO	-6.5 Volts to -13 Volts

The HI-3718 guarantees recognition of these levels with a common mode voltage with respect to GND less than ±25V for the worst case conditions (3.15V supply, 8V HBP signal level and 13V BPRZ signal level).

Design tolerances guarantee detection of the above levels, so the actual acceptance ranges are slightly larger. If the signal (including nulls) is outside the differential voltage ranges, the HI-3718 receiver rejects the data.

#### **Line Receiver Input Pins**

The HI-3718 has an alternate set of Line Receiver input pins, RINA/B-40, that are shared with the HBP and BPRZ line receivers. Only one pair of pins, RINA/B or RINA/B-40, may be used to connect to the ARINC 717 bus. The unused pair must be left floating.

The RINA/B-40 pins require an external 40 k $\Omega$  resistor in series with each ARINC 717 input. The resistors do not affect the ARINC 717 receiver level detection thresholds. When using the RINA/B-40 pins, each side of the ARINC 717 bus must be connected through a 40 k $\Omega$  series resistor in order for the chip to detect the correct ARINC 717 levels.

By keeping excessive voltage outside the device, the RINA/B-40 input option is helpful in applications where lightning protection is required. Please refer to the Holt AN-300 and AN-301 Application Notes for additional information and recommendations on lightning protection of Holt line drivers and line receivers.




Figure 2. ARINC 717 HBP & BPRZ Differential Bus Signals

#### DC/DC Converter

The HI-3718 requires only a single  $\pm 3.3V$  power supply. The recommended decoupling capacitors for 3.3V VDD are ceramic  $0.1\mu F$ , and  $10\mu F$ , 10VDC minimum. An integrated inverting / non-inverting voltage doubler generates the rail voltages ( $\pm 5.7V$ ) which then power the line drivers to produce the required  $\pm 5V$  ARINC 717 HBP and  $\pm 5V$  ARINC 717 BPRZ signal levels.

The internal dual-polarity charge pump requires four external capacitors, two for each polarity generated by the charge pump. Pins C1+ and C1- connect the external "fly" capacitor, CFLY+, to the positive portion of the charge pump, resulting in 5.7V at the V+ pin that is generated by an on-board voltage converter. An output bulk storage capacitor, COUT, is connected between V+ and GND. The inverting negative portion of the converter works in a similar fashion, with CFLY-and COUT connected between C2+ / C2- and V- / GND respectively. Note that **low ESR** capacitors must be used. Recommended values and ESR are given on page 10.

The NOCONV pin is set to "1" to disable the internal DC/DC converter. In this case, an external power supply should be used to supply +5V & -5V to the V+ & V- pins respectively. The "fly" capacitor pins may be left floating in this case.

#### **ARINC 717 Line Drivers**

The line drivers in the HI-3718 directly drive the ARINC 717 HBP or BPRZ busses. The two ARINC 717 HBP outputs (TXOUTHA and TXOUTHB) provide a differential voltage of ±5V in accordance with the Harvard Bi-Phase format. The two ARINC 717 BPRZ outputs (TXOUTBA and TXOUTBB) provide a differential voltage to produce a +10V One, a -10V Zero, and a 0V Null. The BPRZ line driver outputs are also ARINC 429 compliant.

The slew rate of the HBP and BPRZ outputs is controllable with pins SLEW[1:0] as shown in Table 2. A 3.75 $\mu$ s slew rate conforms to all the required ARINC 717 data rates. A 1.5 $\mu$ s data rate is provided for the higher data rates beyond the standard. In addition, slower slew rates of 7.5 $\mu$ s and 10 $\mu$ s are available to further optimize an application.

Table 2. Line Driver Output Slew Rate Control

SLEW1	SLEW0	Slew Rate
0	0	7.5µs
1	0	10µs (same as ARINC 429 low speed)
0	1	3.75µs (ARINC 717 data rates)
1	1	1.5µs (higher data rates beyond ARINC 717)

No additional hardware is required to control the slope.

Slope rate is set by on-chip resistors and capacitors.

#### **Line Driver Input Pins**

The HBP line driver is driven by a single input pin, HBP1IN. This pin should be connected to a Harvard Bi-Phase digitally encoded signal. The HI-3718 will automatically generate the compliment and output both the Line A and Line B HBP signal to drive the ARINC 717 bus.

The BPRZ line driver is driven by the BP1IN and BP0IN input pins. These pins should be connected to digitally encoded complimentary Bipolar Return to Zero signals. The HI-3718 will output both the Line A and Line B BPRZ signals to drive the ARINC 717 bus. Forcing both the BP1IN and BP0IN input pins to a logic high will force the BPRZ line driver into a high impedance state.

#### **Line Driver Output Pins**

The Harvard Bi-phase (HBP) TXOUTHA and TXOUTHB pins as well as the Bipolar Return to Zero (BPRZ) TXOUTBA and TXOUTBB pins have 37.5  $\Omega$  in series with each line driver output, and may be directly connected to an ARINC 717 bus. The OUTHA, OUTHB, OUTBA and OUTBB pins have 5  $\Omega$  of internal series resistance and require an external 32.5  $\Omega$  resistor in series with each pin. OUTHA, OUTHB, OUTBA and OUTBB pins are for applications where external series resistance is applied, typically for lightning protection devices. Please refer to the Holt AN-300 and AN-301 Application Notes for additional information and recommendations on lightning protection of Holt line drivers and line receivers.

#### **Line Driver Tri-State Capability**

Each line driver has an independent tri-state function. Forcing the HBPZ pin high will force the HBP line driver into a high impedance state, independent of the BPRZ line driver. Similarly, forcing both BP[1:0]IN pins simultaneously high will force the BPRZ line driver into a high impedance state, independent of the HBP line driver. This independent functionality enables both line drivers to share a common bus if required in a given application. NOTE: If the BPRZ and HBP line driver outputs are multiplexed into a single bus, care should be taken not to drive both inputs simultaneously. The user should adopt a break-before-make strategy, by forcing an active line driver into a high impedance state before the other is driven (see Figure 7).

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltages
V <sub>DD</sub> 0.3 V to +5.0 V
V++7.0 V
V7.0 V
Voltage at Input pins RINxx120 V to + 120 V
Voltage at Output pins TXOUTxx, OUTxx V- to V+
Voltage at all other pins0.3 V to $V_{\tiny DD}$ + 0.3 V
DC current drain per digital input pin ±10mA
Solder Temperature (reflow) 260 °C
Junction Temperature
Storage Temperature65 °C to +150 °C

**NOTE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# RECOMMENDED OPERATING CONDITIONS

Supply Voltages	
V <sub>DD</sub>	+3.0 V to +3.6 V
V+	+5.5 V
V	5.5 V
Operating Temperature	
Industrial Screening	40 °C to +85 °C
Hi-Temp Screening	55 °C to +125 °C

## DC ELECTRICAL CHARACTERISTICS

 $V_{_{
m DD}}$  = +3.3V,  $T_{_{
m A}}$  = Operating Temperature Range (unless otherwise stated)

Parameter			Symbol	Conditions	Min	Тур	Max	Unit
Line Receiver Inputs -		Pins RII	NA, RINB, RI	NA-40 (with external 40 kΩ), RIN	1B-40 (w	ith exter	nal 40 k	2)
HBP Differential Input Voltage		HI	V <sub>IHH</sub>	Common mode voltages less	2.0	5.0	8.0	V
(RINA - RINB)	3	LO	V <sub>ILH</sub>	than ±25V with respect to GND	-8.0	-5.0	-2.0	V
	DINIA	HI	V <sub>IHHA</sub>		3.5	5.0	6.5	V
HBP Single-Ended Input	RINA	LO	V <sub>ILHA</sub>		-1.5	0	+1.5	V
Voltage (Ref. to GND)	DINID	HI	V <sub>IHHB</sub>		-1.5	0	+1.5	V
	RINB	LO	V <sub>ILHB</sub>		3.5	5.0	6.5	V
		ONE	V <sub>IHB</sub>	Common mode voltages less	6.5	10.0	13.0	V
BPRZ Differential Input Vol (RINA - RINB)	ltage	ZERO	V <sub>ILB</sub>	Common mode voltages less than ±25V with respect to	-13.0	-10.0	-6.5	V
(KIIV KIIVE)		NULL	V <sub>INUL</sub>	GND	-2.5	0	+2.5	V
	DINIA	ONE	V <sub>IHHA</sub>		3.25	5.0	6.5	V
BPRZ Single-Ended	RINA	ZERO	V <sub>ILHA</sub>		-6.5	-5.0	-3.25	V
Input Voltage (Ref. to GND)	DIND	ONE	V <sub>IHHB</sub>		-6.5	-5.0	-3.25	V
	RINB	ZERO	V <sub>ILHB</sub>		3.25	5.0	6.5	V
	Differential		R,			140		kΩ
Input Resistance	To GND		$R_{\rm g}$			140		kΩ
		To V <sub>DD</sub>	R <sub>H</sub>			100		kΩ
Innut Current	Input Sink		I <sub>IH</sub>				200	μA
Input Current	Input Source		I <sub>IL</sub>		-450			μA
Input Capacitance	Dit	ferential	C <sub>i</sub>				20	pF
(Guaranteed but not		To GND	C <sub>G</sub>	RINA - RINB			20	pF
tested)		To V <sub>DD</sub>	Сн				20	pF
Logic Inputs -		Pins HE	BPZ. SLEW1,	SLEW0, NOCONV, HBP1IN, BP	1IN, BP0	IN		
Input Voltage	Input Vo	oltage HI	V <sub>IH</sub>		80% V <sub>DD</sub>			V
input voitage	Input Voltage LO		V <sub>IL</sub>				20% V <sub>DD</sub>	V
Input Current	In	put Sink	I <sub>IH</sub>				1.5	μA
input Current	Input Source		I <sub>IL</sub>		-1.5			μA
Harvard Bi-Phase (HBP)	Outputs -		Pins TXOU	THA, TXOUTHB, (or OUTHA, OU	JTHB wit	h extern	al 32.5 🖸	Σ)
HBP Differential Output Vol		HI	V <sub>OHH</sub>	Noteed	4.0	5.0	6.0	V
(TXOUTHA - TXOUTHB or OUTHA - OUTHB)		LO	V <sub>OLH</sub>	No load	-6.0	-5.0	-4.0	V

Parameter			Symbol	Conditions	Min	Тур	Max	Unit
	TXOUTHA	HI	V <sub>OHHA</sub>		4.5	5.0	5.5	V
HBP Single-Ended Output Voltage (Ref. to	or OUTHA	LO	V <sub>OLHA</sub>	Nalaad	-0.5	0	+0.5	V
GND)	TXOUTHB	HI	V <sub>OHHB</sub>	- No load	-0.5	0	+0.5	V
	or OUTHB	LO	V <sub>OLHB</sub>		4.5	5.0	5.5	V
HBP Output Tri-State Curr	ent		I <sub>OZH</sub>	HBPZ = V <sub>DD</sub> -5.75V < V <sub>OUT</sub> < +5.75V	-1.0	0	+1.0	μА
Bi-Polar Return to Zero (	(BPRZ) Outpu	ts -	Pins TXOU	TBA, TXOUTBB, (or OUTBA, OL	JTBB wit	h extern	al 32.5 Ω	2)
PDD7 Differential Output \	/oltogo	ONE	V <sub>OHB</sub>		9.0	10.0	11.0	V
BPRZ Differential Output \((TXOUTBA - TXOUTBB o)		ZERO	V <sub>OLB</sub>	No load	-11.0	-10.0	-9.0	V
OUTBA - OUTBB)		NULL	V <sub>ONUL</sub>		-0.5	0	+0.5	V
	TXOUTBA	ONE	V <sub>OHBA</sub>		4.5	5.0	5.5	V
BPRZ Single-Ended	or OUTBA	ZERO	V <sub>OLBA</sub>	Natari	-5.5	-5.0	-4.5	V
Output Voltage (Ref. to GND)	TXOUTBB	ONE	V <sub>OHBB</sub>	- No load	-5.5	-5.0	-4.5	V
	or OUTBB	ZERO	V <sub>OLBB</sub>		4.5	5.0	5.5	V
BPRZ Output Tri-State Cu	rrent		l <sub>OZB</sub>	BP1IN = BP0IN = V <sub>DD</sub> -5.75V < V <sub>OUT</sub> < +5.75V	-1.0	0	+1.0	μA
Logic Outputs -		Pins HE	BP1OUT. HBF	POOUT, BPRZ1OUT, BPRZ0OUT				
Output Voltage	Logic "1"		V <sub>OH</sub>	I <sub>OH</sub> = -100 μA	90% V <sub>DD</sub>			V
Output Voltage	Logic "0"		V <sub>OL</sub>	I <sub>OL</sub> = 1 mA			10% V <sub>DD</sub>	V
Output Current	Output S	Sink	I <sub>OL</sub>	V <sub>OUT</sub> = 0.4 V	1.6			mA
Output Current	Output So	ource	I <sub>OH</sub>	$V_{OUT} = V_{DD} - 0.4 V$			-1.0	mA
Output Capacitance			C <sub>o</sub>			15		pF
Operating Voltage Range	9		V <sub>DD</sub>		3.15		3.45	V
Operating Supply Currer	nt							
No Load			I <sub>DD</sub>				35	
HBP Max Load			I <sub>DDLH</sub>	600 Ω Differential Output Load			120	mA
BPRZ Max. Load			I <sub>DDLB</sub>	400 Ω Differential Output Load			120	mA
Line Driver Outputs Shorted			I <sub>DDSH</sub>	See Note 1		165		mA
Output Impedance								
TXOUT Pins						37.5		Ω
OUT Pins						5		Ω

**Note 1:** TXOUTHA and/or TXOUTHB shorted to each other or ground. OUTHA and/or OUTHB shorted to each other or ground (assumes external resistors are connected to OUTHA and OUTHA to comply with 37.5 Ohm output resistance requirement).

**Note 2:** TXOUTBA and/or TXOUTBB shorted to each other or ground. OUTBA and/or OUTBB shorted to each other or ground (assumes external resistors are connected to OUTBA and OUTBA to comply with 37.5 Ohm output resistance requirement).

## **CONVERTER CHARACTERISTICS**

 $V_{DD}$  = +3.3V,  $T_{A}$  = Operating Temperature Range (unless otherwise stated)

Parameters	Symbol	Conditions	Min	Тур	Max	Units
Start-up transient (V+, V-)	t <sub>START</sub>		-	-	10	ms
Operating Switching Frequency	f <sub>sw</sub>		-	500	-	kHz
Worst case maximum converter	V <sub>+(max)</sub>	55°0 0 0 1 1 1	-	-	6.0	
output	V <sub>-(max)</sub>	$V_{DD} = 3.6V. T = -55^{\circ}C.$ Open load.	-	-	-6.0	V
Capacitor Requirements (see "HI-37"		m" on page 2 for capacitor placemen	t)			
V+ Flyback capacitor, non-polarized	C <sub>FLY+</sub>	500 kHz	0.47	-	-	μF
x7R MLCC, 10V minimum	ESR <sub>(CFLY+)</sub>	300 KH2	-	-	500	mΩ
V- Flyback capacitor, non-polarized	C <sub>FLY</sub> -	500 kHz	2.2	-	-	μF
x7R MLCC, 10V minimum	ESR <sub>(CFLY-)</sub>	300 KHZ	-	-	500	mΩ
Two bulk storage capacitors, non-	C <sub>OUT</sub>	500 MI-	10	_	47	μF
polarized X7R MLCC or tantalum, 10V minimum	ESR <sub>(COUT)</sub>	500 kHz	-	-	300	mΩ
Supply de-coupling capacitors, non-		Two parallel canaciters	-	0.1	-	μF
polarized x7R MLCC, 10V min.	C <sub>SUPPLY</sub>	Two parallel capacitors	10	-	47	μF

## **AC ELECTRICAL CHARACTERISTICS**

 $V_{_{
m DD}}$  = +3.3V,  $T_{_{
m A}}$  = Operating Temperature Range (unless otherwise stated)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Line Driver Propagation Delay						
Output high to low	t <sub>phlx</sub>	Defined in Figure 3 and Figure		500		ns
Output low to high	t <sub>plhx</sub>	5, no load		500		ns
Line Driver Output Transition Times						
Output high to low	t <sub>fx</sub>	Pins SLEW[1:0] = 00	5.0	7.5	10.0	μs
Output low to high	t <sub>rx</sub>	See Figure 3 and Figure 5	5.0	7.5	10.0	μs
Output high to low	$t_{fx}$	Pins SLEW[1:0] = 01	2.5	3.75	5.0	μs
Output low to high	t <sub>rx</sub>	See Figure 3 and Figure 5	2.5	3.75	5.0	μs
Output high to low	$t_{fx}$	Pins SLEW[1:0] = 10	5.0	10.0	15.0	μs
Output low to high	t <sub>rx</sub>	See Figure 3 and Figure 5	5.0	10.0	15.0	μs
Output high to low	$t_{fx}$	Pins SLEW[1:0] = 11	1.0	1.5	2.0	μs
Output low to high	t <sub>rx</sub>	See Figure 3 and Figure 5	1.0	1.5	2.0	μs
Line Receiver Propagation Delay						
Output high to low	t <sub>phlr</sub>	Defined in Figure 4 and Figure		500		ns
Output low to high	t <sub>plhr</sub>	6, no load		500		ns
Line Receiver Output Transition Times						
Output high to low	t <sub>fr</sub>	FO TE load		6.0	12.0	ns
Output low to high	t <sub>rr</sub>	50 pF load		6.0	12.0	ns
High Impedance Break-Before-Make on Muxed Line Driver Outputs	t <sub>DZ</sub>		1.0			μs
Input Capacitance (Logic)¹	C <sub>IN</sub>				10	pF
Output Capacitance (Tri-state) <sup>1</sup>	C <sub>OUT</sub>	$BP1IN = BP0IN = V_{DD}$ $HBPZ = V_{DD}$			10	pF

Note 1: Guaranteed but not tested




Figure 3. BPRZ Line Driver Waveforms




Figure 4. BPRZ Line Receiver Waveforms




Figure 5. HBP Line Driver Waveforms




Figure 6. HBP Line Receiver Waveforms





Figure 7. Single-Bus Line Driver Outputs (Multiplexed).

## **ORDERING INFORMATION**

## HI - 3718<u>Px x x</u>



PART NUMBER	TEMPERATURE RANGE	FLOW	BURN IN
I	-40°C to +85°C	1	No
Т	-55°C to +125°C	Т	No
М	-55°C to +125°C	М	Yes

PART NUMBER	PACKAGE DESCRIPTION		
3718PC	32 PIN PLASTIC 7mm x 7mm QFN - (32PCS7). Lead finish - NiPdAu.		
3718PQ	32 PIN PLASTIC QUAD FLAT PACK - (32PQS). Lead finish - Matte Tin.		

## **REVISION HISTORY**

Rev	/ision	Date	Description of Change
DS3718,	Rev. New	06/03/14	Initial Release
	Rev. A	06/09/14	Change transmit test conditions from 600 $\Omega$ to No load.
	Rev. B	08/04/14	Update 32PCS7 package drawing (incorrect number of pins shown in drawing).
	Rev. C	09/24/14	Addition of 3.75µs slew rate into Features, Pin Descriptions Table 1, ARINC 717 Line Drivers description, and Table 2 Line Driver Output Slew Rate Control.
	Rev. D	10/03/14	Add 3.75µs slew rate information to Line Driver Output Transition Times table.
	Rev. E	09/03/15	Remove Max. Power Dissipation from Absolute Maximum Ratings table

#### PACKAGE DIMENSIONS

